Implementation Of ALU sing Low Power Full Adder
Abstract
This paper is resolved to structure a quick Arithmetic Logic Unit. We as a whole understand that, ALU is a module which can perform math and method of reasoning exercises. The speed of ALU essentially depends on the speed of the Multiplier. This paper demonstrates a strategy called, "Vedic Mathematics" for organizing the multiplier that is fast when diverged from various multipliers reliant on logical strategies that have been for all intents and purposes for a long time. Here, a quick 32x32 piece multiplier is organized and inspected which relies upon the Vedic science instrument. The proposed methodology is capable and snappy, wherein the planning incorporates the vertical and crossed growth of perspective Vedic math. Within multiplier is implemented using Vedic-Wallace structure for quick utilization. The case of the last result is gotten by using Brent-Kung snake for fast figuring’s with less zone use. The foreseen Vedic multiplier is coded in a High-level Digital Language (VHDL) trailed by synthetization using an EDA mechanical assembly, XilinxISE14.5. The proposed ALU can perform three different math and eight particular lucid assignments at quick. The major focus of this paper is to grow the speed of the multiplier and to reduce the delay, and region of the hardware.
References
. L. S. Wallace, ―A suggestion for fast multipliers,ǁ IEEE Trans.Comput., vol. EC-13, Feb. 1964, pp. 14–17.
. L. Dadda, ―Some schemes for parallel multipliers,ǁ Alta Frequenza, vol. 34, Mar. 1965.
. V. G. Oklobdzija, D. Villeger, and S. S. Liu, ―A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach,ǁ IEEE Trans. Comput., vol. 45, no. 3, Mar. 1996, pp. 294–306.
. E. J. King and E. E. Swartzlander, Jr., ―Data dependent truncated scheme for parallel multiplication,ǁ in Proceedings of the Thi rty First Asilomar Conference on Signals, Circuits and Systems, 1998, pp. 1178–1182.
. A. Cilardo, ―A new speculative addition architecture suitable for two’s complement operations,ǁ in Proc. Design, Autom., Test Eur. Conf. Exhib., Apr. 2009, pp. 664–669.
. H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, ―Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications,ǁ IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, April 2010, pp. 850-862.
. P. Kulkarni, P. Gupta, and MD Ercegovac, ―Trading accuracy for power in a multiplier architectureǁ, Journal of Low Power Electronics, vol. 7, no. 4, 2011, pp. 490—501.
. A. A. Del Barrio, S. O. Memik, M. C. Molina, J.M.Mendias, and R. Hermida, ―A distributed controller for managing speculative functional units in high level synthesis,ǁ IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 3, Mar. 2011, pp. 350– 363.
Refbacks
- There are currently no refbacks.
Copyright © 2012 - 2023, All rights reserved.| ijitr.com
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.