DESIGN AND IMPLEMENTATION OF ZIGBEE USING VERILOG

Anusha C.M, Chaitra Naidu. B, M.S. Shreemala, Kiran Kumar

Abstract


This paper explores the implementation of a digital transceiver for 2.4GHz Zigbee IEEE 802.15.4 application for a given acknowledgement. Basically Zigbee  was developed for a Wireless Personal Area Networks (WPAN), and aimed at control and military applications with low data rate and low power consumption. Digital Zigbee Transmitter comprises of Cyclic Redundancy Check, Bit-to-Symbol block, Symbol-to-chip block, Offset QPSK Modulator and demodulator, chip synchronization and de-spreading.


Keywords


Zigbee; CRC; Symbol-to-chip; Bit-to-Symbol; OQPSK;

References


Zigbee Alliance, available at: www.zigbee.org.

punit ramachandra ramaji,” design and implementation of zigbee transmitter on fpga using vhdl”.

vaishali k. patil, “verilog based design and simulation of physical layer of zigbee transreceiver”.

Rafidah Ahmad, Othman Sidek, Wan Md. Hafizi Wan Hassin, Shukri Korakkottil Kunhi Mohd, and Abdullah Sanusi Husain, “Verilog-Based Design and Implementation of Digital Transmitter for Zigbee Applications”

Somya Goel1, Dr Ranjit Singh2, FIETE, “VHDL Based Design and Implementation of Zigbee Transreceiver on FPGA”


Full Text: PDF

Refbacks

  • There are currently no refbacks.




Copyright © 2012 - 2018, All rights reserved.| ijitr.com

Creative Commons License
International Journal of Innovative Technology and Research is licensed under a Creative Commons Attribution 3.0 Unported License.Based on a work at IJITR , Permissions beyond the scope of this license may be available at http://creativecommons.org/licenses/by/3.0/deed.en_GB.